
			<del>-</del>				
First Named Inventor	SDerne	Ť					
gerial No.	10/017,658			•			
Viling Date	December 1	2, 2001		NSMITTAL			
Group Art Unit	Art Unit 2818 UNDER				8		
Examiner Name	Tan Nguyen (LARGE E				TY)		
Attorney Docket No.	400.105US0	)1					
Title: HALF DENSITY	ROM EMBED	DED DRAM	<u></u>		116		
Commissioner for Patents BOX NON-FEE AMENDMENT Washington, DC 20231  Enclosures					. CE	DEC -5 2002	
The following document	s are enclosed:		54105		; 5	3	
X An Amendment and Rox A return postcard.  Please charge any act 501373.  CUSTOMER	lditional fee	s or credit an			Account No.		
		Submit	ted Bv		***************************************		
Name Kennet	h.W. Bolvin		34,125	Telephone	(612) 312-221	1	
Signature	Maly	Role		Date	11/26/02	2_	
Attorneys for Applicant Leffert Jay & Polglaze P.O. Box 581009 Minneapolis, MN 55458- T - 612/312-2200 F - 612/312-2250	1009						
		Certificate	of Mailing				
I certify that this correspo	ndence, and the	documents ider	ntified above, are be	ing deposited v	vith the United S	tates	
Postal Service as first class	s mail in an en	velope addressed	I to: Commissioner	for Patents, Wa	ashington, D.C.		

Signature

Name

Susan W. Donovan



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

First Named

Inventor:

Scott Derner

Serial No.:

10/017,658

Filed: Title:

December 12, 2001

Examiner: Tan Nguyen

Group Art Unit: 2818

Atty. Docket No.: 400.105US01

12/31/02

HALF DENSITY ROM EMBEDDED DRAM

## AMENDMENT AND RESPONSE

Commissioner for Patents Washington, D.C. 20231

In response to the Office Action dated September 13, 2002, please amend the aboveidentified patent application as follows:

## IN THE SPECIFICATION

In the specification, please amend paragraph 0024 to read as follows:

Numerous methods are available to program the ROM cells. For example, U.S. [0024]Patent No. 6,134,137 issued October 17, 2000 entitled "ROM-EMBEDDED-DRAM" describes ROM cells that are fabricated to short the memory cell to either its wordline or an adjacent wordline. Shorting the memory cell to its wordline results in reading a logic one (Vcc). Shorting the memory cell to an adjacent wordline results in reading a logic zero (Vss). Shorting a cell to its own wordline, however, may result in a digit line to wordline short during fabrication. As such, hard programming logic zeros may only be possible for some fabrication layouts. The hard programming technique of U.S. Patent No. 6,134,137 is an example of a technique for programming ROM cells using a DRAM fabrication. Other techniques for programming a ROM cell using a DRAM fabrication can be used without departing from the present invention. For example, ROM cells can be hard programmed by eliminating cell dielectric so that the cell plates are shorted to a program voltage, an electrical plug can be fabricated between the cell plates and shorted to a program voltage, the ROM cell can be